INTEGRATED CIRCUITS



Product specification Supersedes data of October 1994 File under Integrated Circuits, IC14 1996 Nov 29



84C44X; 84C64X; 84C84X

CONTENTS

1	FEATURES
1.1	PCF84CXXXA kernel
1.2	Derivative features PCA84C640
2	GENERAL DESCRIPTION
2.1	Important note
3	ORDERING INFORMATION
4	BLOCK DIAGRAM
5	PINNING INFORMATION
6	DIFFERENCES BETWEEN THE TYPES
7	RESET
7.1	Power-on-reset
8	ANALOG CONTROL
8.1	6-bit PWM DACs
9	VST CONTROL
9.1	14-bit PWM DAC
9.2	Coarse adjustment
9.3	Fine adjustment
10	AFC INPUT
11	INPUT/OUTPUT (I/O)
12	ON SCREEN DISPLAY
12.1	Features
12.2	Horizontal display position control
12.3	Vertical display position control
12.4	Clock generator

12.5	Display data registers	
------	------------------------	--

- 12.6 Display control registers
- 12.7 OSD display position
- 12.8 OSD character size and colour selection
- 12.9 Character ROM

13	EMULATION MODE
14	REGISTER MAP
15	LIMITING VALUES
16	DC CHARACTERISTICS
17	AC CHARACTERISTICS
17.1	Characteristic curves
18	PACKAGE OUTLINE
19	SOLDERING
19.1	Introduction

- 19.2 Soldering by dipping or by wave
- 19.3 Repairing soldered joints
- 20 DEFINITIONS
- 21 LIFE SUPPORT APPLICATIONS
- 22 PURCHASE OF PHILIPS I²C COMPONENTS



1 FEATURES

1.1 PCF84CXXXA kernel

- 8-bit CPU, ROM, RAM, I/O in a single 42 leads shrink DIL package
- Over 80 instructions all of 1 or 2 cycles
- · 29 quasi-bidirectional standard I/O port lines
- · Configuration of I/O lines individually selected by mask
- External interrupt INT/T0
- · 2 direct testable inputs T0 and T1
- 8-bit programmable timer/event counter
- 3 single level vectored interrupts (external, timer/counter, l²C-bus)
- · Power-on-reset and low voltage detector
- Single power supply
- · 2 power reduction modes: Idle and Stop
- Operating temperature range: -20 to +70 °C
- Silicon gate CMOS fabrication process (SAC2).

1.2 Derivative features PCA84C640

Although the **PCA84C640** is specifically referred to throughout this data sheet, the information applies to all the devices. The small differences between the 84C640 and the other devices are specified in the text and also highlighted in Chapter 6.

The PCA84C640 comprises:

- The PCF84CXXXA processor core
- 6 kbytes mask-programmable program ROM
- 128 bytes RAM
- Multi-master I²C-bus interface
- AFC input for Voltage Synthesized Tuning (VST; with 3-bit DAC and comparator)
- On Screen Display (OSD) facility for two rows of 16-characters
- On Screen Display character set of 64 types

3 ORDERING INFORMATION

- Four programmable display dot sizes
- Half dot character rounding
- · Seven colours for each character
- One 14-bit PWM output for VST
- Five 6-bit PWM outputs for analog controls
- · Eight port lines with 10 mA LED drive capability
- 18 general purpose bidirectional I/O lines plus 11 function-combined I/O lines
- 2 direct testable lines
- Programmable VSYNCN and HSYNCN input polarity
- RC oscillator for OSD function.

2 GENERAL DESCRIPTION

The 84C44X; 84C64X; 84C84X denotes the types:

- PCA84C440; 84C441; 84C443; 84C444
- PCA84C640; 84C641; 84C643; 84C644
- PCA84C840; 84C841; 84C843; 84C844.

which are 8-bit microcontrollers with On Screen Display (OSD) and Voltage Synthesized Tuning (VST) functions. All are members of the 84CXXX microcontroller family.

There are two oscillator types for the OSD function in the various types, i.e.,

- RC oscillator: PCA84C440; 84C443; 84C640; 84C643; 84C840; 84C843
- LC oscillator: PCA84C441; 84C444; 84C641; 84C644; 84C841; 84C844;

2.1 Important note

This data sheet details the specific properties of the PCA84C44X, PCA84C64X and PCA84C84X. The shared characteristics of the PCA84CXXX family of microcontrollers are described in the PCF84CXXXA Family single-chip 8-bit Microcontroller of *"Data Handbook IC14"*, which should be read in conjunction with this data sheet.

TYPE NUMBER		PACKAGE		TEMPERATURE
	NAME	DESCRIPTION	VERSION	RANGE (°C)
PCA84C440; 84C443; 84C640; 84C643; 84C840; 84C843	SDIP42	plastic shrink dual in-line	SOT270-1	-20 to +70
PCA84C441; 84C444; 84C641; 84C644; 84C841; 84C844	3DIF42	package; 42 leads (600 mil)	301270-1	-20 10 +70

84C44X; 84C64X; 84C84X

4 BLOCK DIAGRAM



84C44X; 84C64X; 84C84X



PINNING INFORMATION 5

1996	
Nov	
29	

ი

Table 1 Pin description

SYME	BOL ⁽¹⁾	PI	V ⁽¹⁾	DECODIDITION
84CX40; 84CX43	84CX41; 84CX44	84CX40; 84CX43	84CX41; 84CX44	DESCRIPTION
Deviating pinning]			
DP1.0 to DP1.4	DP1.0 to DP1.3	41, 38, 37, 36, 34	41, 38, 37, 36	Derivative Port 1: quasi-bidirectional I/O lines.
T1	T1	29	34	Direct testable pin and event counter input.
DOSC1	-	28	-	Connection to RC oscillator of OSD clock.
_	DOSC1/DOSC2	_	28, 29	Connections to LC oscillator of OSD clock.
Mutual pinning	•	•		
DP0.0/TDAC		-	1	Derivative Port 0: quasi-bidirectional I/O line or 14-bit DAC PWM.
DP0.1 to DP0.5/P	WM1 to PWM5	2 t	0 6	Derivative Port 1: quasi-bidirectional I/O lines or 6-bit DAC PWM.
P1.0 to P1.4		7, 8, 10,	11 and 12	Port 1: quasi-bidirectional I/O lines.
P0.0 to P0.7		13 t	o 20	Port 0: quasi-bidirectional I/O port.
DP1.7/AFC		(9	Derivative Port 1: quasi-bidirectional I/O line or comparator input with 3-bit DAC.
DP0.6/SDA		4	0	Derivative open drain I/O port or I ² C-bus data line.
DP0.7/SCL		3	9	Derivative open drain I/O port or I ² C- bus clock line.
INT/T0		3	5	External interrupt or direct testable line.
DP1.5 and DP1.6/	VOW2 and VOW1	23,	22	Derivative Port 1: quasi-bidirectional I/O lines or character video output.
RESET		3	3	Initialize input, active LOW.
XTAL2, XTAL1		32,	31	Oscillator output or input terminal for system clock.
TEST/EMU		3	0	Control input for testing and emulation mode. Ground for normal operation.
VSYNCN		2	7	Vertical synchronous signal input.
HSYNCN		2	6	Horizontal synchronous signal input.
VOB		2	5	Blanking output.
VOW3		2	4	Character video output of OSD.
V _{SS}		2	1	Ground.
V _{DD}		4	2	Power supply.

Note

1. **84CX40; 84CX43** denotes the types: PCA84C440, PCA84C443, PCA84C640, PCA84C643, PCA84C840 and PCA84C843. **84CX41; 84CX44** denotes the types: PCA84C441, PCA84C444, PCA84C641, PCA84C644, PCA84C841 and PCA84C844.

8-bit microcontrollers with OSD and VST

Philips Semiconductors

Table 2 Differences between the types PCA84C44X, PCA84C64X and PCA84C84X

In this table: yes = available; no = not available.

FEATURE						PC	A					
FEATURE	84C440	84C441	84C443	84C444	84C640	84C641	84C643	84C644	84C840	84C841	84C843	84C844
OSD oscillator	RC	LC	RC	LC	RC	LC	RC	LC	RC	LC	RC	LC
General purpose I/O lines	18	17	18	17	18	17	18	17	18	17	18	17
I ² C-bus interface	yes	yes	no	no	yes	yes	no	no	yes	yes	no	no
ROM	4 kbytes 6 kbytes 8 kbytes				•							
RAM		128	oytes			128	bytes		192 bytes			
Pin assignment												
Pin 29	T1	DOSC2	T1	DOSC2	T1	DOSC2	T1	DOSC2	T1	DOSC2	T1	DOSC2
Pin 34	DP1.4	T1	DP1.4	T1	DP1.4	T1	DP1.4	T1	DP1.4	T1	DP1.4	T1
Register DP1 (bit DP1.4)											•	
Pin	yes	no	yes	no	yes	no	yes	no	yes	no	yes	no
Latch	yes	no	yes	no	yes	no	ves	no	ves	no	yes	no

1996 Nov 29

8-bit microcontrollers with OSD and VST

84C44X; 84C64X; 84C84X

6

Product specification

7 RESET

The $\overline{\text{RESET}}$ pin (active LOW input) is used to initialize the microcontroller to a defined state. The Reset configuration is shown in Fig.5.



7.1 Power-on-reset

The Power-on-reset circuit monitors the voltage level of V_{DD} . If V_{DD} remains below the internal reference voltage level V_{ref} (typically 1.3 V), the oscillator is inhibited. When V_{DD} rises above V_{ref} , the oscillator is released and the internal reset is active for a period of t_d (typically 50 µs).

84C44X; 84C64X; 84C84X

Considering the V_{DD} rise time, the following measures for a correct Power-on-reset can be taken:

- If the V_{DD} rises above the minimum operation voltage before time period t_d is exceeded, no external components are necessary (see Fig.6).
- If V_{DD} has a slow rise time, such that after the time period ($t_{Vref} + t_d$) has elapsed the supply voltage is still below the minimum operation voltage (V_{min}), external components are required (see Figs 4 and 7). To guarantee a correct reset operation, ensure that the time constant RC $\ge 8 \times t_{VDD}$.

A definite Power-on-reset can be realized by applying an (external) RESET signal during power-on.





8 ANALOG CONTROL

8.1 6-bit PWM DACs

Five PWM outputs are available for analog control purposes e.g. volume, balance, brightness, saturation, etc. The block diagram of a typical 6-bit PWM DAC is shown in Fig.8. Each PWM output can generate pulses of programmable length that have a repetition frequency of $1_{64} \times f_{PWM}$, where $f_{PWM} = \frac{1}{3} \times f_{XTAL}$.

8.1.1 PIN SELECTION FOR PWM OUTPUTS

The PWM outputs **PWM1 to PWM5**, share the same pins as the **Derivative Port lines DP0.1 to DP0.5**.

Setting the (relevant PWM enable) bit PWMnE to:

- Logic 1, selects the relevant PWMx output function
- Logic 0, selects the relevant DP0.x Port function.

8.1.2 POLARITY OF THE PWM OUTPUTS

The polarity of all five PWM outputs is selected by the state of the polarity control bit P6LVL.

Setting the control bit P6LVL to:

- · Logic 0, sets the PWMx outputs to the default polarity
- Logic 1, inverts all the PWMx outputs.

8.1.3 ANALOG OUTPUT VOLTAGE

A DC voltage proportional to the PWM control setting may be obtained by connecting an integrating network to each of the PWM outputs (see Fig.9).

The analog value is calculated as follows:

$$V_A = \frac{t_{HIGH}}{t_r} \times V_O$$

Where:

$$t_{\text{HIGH}}$$
 = $t_0 \times \text{PWMDL}$ = HIGH time of the PWM pulse

• $t_r = t_0 \times 64$ = repetition time of the PWM pulse

•
$$t_0 = \frac{3}{f_{XTAL}}$$

• PWMDL is the decimal value of the contents of the PWM data latch.

Therefore, the analog output voltage is:

$$V_A = \frac{PWMDL}{64} \times V_C$$





9 VST CONTROL

9.1 14-bit PWM DAC

The PCA84C640 has one 14-bit PWM DAC output (TDAC) with a resolution of 16384 levels for Voltage Synthesized Tuning. The PWM DAC (see Fig.10) consists of:

- 14-bit counter
- Two 7-bit DAC interface data latches (VSTH and VSTL)
- One 14-bit DAC data latch (VSTREG)
- Pulse control.

The polarity of output TDAC is selected with bit P14LVL. Setting the bit P14LVL to:

- Logic 1, sets the TDAC output to the default polarity
- Logic 0, inverts the TDAC output.

9.1.1 14-BIT COUNTER

The counter is continuously running and is clocked by f_0 .

The period of the clock, $t_0 = \frac{3}{f_{XTAL}}$

The repetition time for one complete cycle of the counter:

 $t_r = t_0 \times 16384$

The repetition time for one cycle of the lower 7-bits of the counter is:

 $t_{sub} = t_0 \times 128$

Therefore, the number of t_{sub} periods in a complete cycle t_r is:

$$N = \frac{t_0 \times 16384}{t_0 \times 128} = 128$$

9.1.2 DATA AND INTERFACE LATCHES

In order to ensure correct operation, interface data latch VSTH is loaded first and then interface data latch VSTL. The contents of:

- · VSTH are used for coarse adjustment
- VSTL are used for fine adjustment.

At the beginning of the first t_{sub} period following the loading of VSTL, both data latches are loaded into data latch VSTREG. After the contents of VSTH and VSTL are latched into VSTREG, one t_{sub} period is needed to generate the appropriate pulse pattern.

To ensure correct DAC conversion, two (2) t_{sub} periods should be allowed before beginning the next sequence.

9.2 Coarse adjustment

The coarse adjustment output (OUT1) is reset to LOW (inactive) at the start of each t_{sub} period. It will remain LOW until the time [$t_0 \times (VSTH + 1)$] has elapsed and then will go HIGH and remain so until the next t_{sub} period starts.

9.3 Fine adjustment

Fine adjustment is achieved by generating additional pulses at the start of particular sub-periods (t_{subn}) . These additional pulses have a width of t_0 .

The sub-period in which a pulse is added is determined by the contents of VSTL interface latch.

Table 3 gives the numbers of the t_{subn} , at the start of which an additional pulse is generated, depending on the bit in VSTL being a logic 0. When more than one bit is a logic 0 a combination of additional pulses are generated. For example, if VSTL = 1111010, which is a combination of

- VSTL = 1111110: sub-period 64, and
- VSTL = 1111011: sub-periods 16, 48, 80 and 112,

then additional pulses will be given in sub-periods 16, 48, 64, 80 and 112; this is illustrated in Fig.12.

If VSTH = 0011101, VSTL = 1111010 and P14LVL = 0, then the TDAC output is as shown in Fig.13.

Table 3 Additional pulse distribution

LOWER 7 BITS (VSTL)	ADDITIONAL PULSE IN SUB-PERIODS t _{subn}
111 1110	64
111 1101	32, 96
111 1011	16, 48, 80, 112
1110111	8, 24, 40, 56, 72, 88, 104, 120
1101111	4, 12, 20, 28, 36, 44, 52, 60 116, 124
101 1111	2, 6, 10, 14, 18, 22, 26, 30, 122, 126
011 1111	1, 3, 5, 7, 9, 11, 13, 15, 17, 125, 127







84C44X; 84C64X; 84C84X

10 AFC INPUT

The AFC input is used to measure the level of the Automatic Frequency Control signal. This is achieved by comparing the AFC input signal with the output of a 3-bit DAC as shown in Fig.14. DAC analog switches select one of 8 resistor taps connected between V_{DD} and V_{SS} . Consequently, eight different voltages may be selected (see Table 4). The compare signal AFCC, can be tested to determine whether the AFC input is higher or lower than the DAC level.

The AFC input shares the same pin as the Derivative Port line DP1.7. Setting the enable bit AFCE to:

- Logic 1, selects the AFC function
- Logic 0, selects the Derivative Port DP1.7 function.

Table 4 Selection of V_{ref}

AFC2	AFC1	AFC0	V _{ref}	V _{ref} (for V _{DD} = 5.0 V)
0	0	0	$V_{DD} imes 0.125$	0.625 V
0	0	1	$V_{DD} imes 0.250$	1.250 V
0	1	0	$V_{DD} imes 0.375$	1.875 V
0	1	1	$V_{DD} imes 0.500$	2.500 V
1	0	0	$V_{\text{DD}} \times 0.625$	3.125 V
1	0	1	$V_{DD} imes 0.750$	3.750 V
1	1	0	$V_{\text{DD}} \times 0.875$	4.375 V
1	1	1	V_{DD}	5.000 V







Table 5 specifies the possible port option list. When these devices are used for emulation purposes, in order to match Each parallel I/O port line may be individually configured the piggy back device provided it is recommended that the port options listed in Table 6 are used. The three I/O mask options are specified below:

8-bit microcontrollers with OSD and VST

11 INPUT/OUTPUT (I/O)

using one of three possible I/O mask options.

source, Fig.15.

Option 3 Push-pull (output only), Fig.17.

Option 2 Open drain, Fig.16.

Option 1 Standard port with switched pull-up current



ORT	PIN	OPTION(PORT	PIN	OP
P0.0	13		P0.0	13	1
P0.1	14		P0.1	14	1
P0.2	15		P0.2	15	1
P0.3	16		P0.3	16	1
P0.4	17		P0.4	17	1
P0.5	18		P0.5	18	1
P0.6	19		P0.6	19	1
P0.7	20		P0.7	20	1
P1.0	7		P1.0	7	1
P1.1	8		P1.1	8	1
P1.2	10		P1.2	10	1
P1.3	11		P1.3	11	1
P1.4	12		P1.4	12	1
P0.0	1		DP0.0	1	
DP0.1	2		DP0.1	2	
DP0.2	3		DP0.2	3	
P0.3	4		DP0.3	4	
DP0.4	5		DP0.4	5	
P0.5	6		DP0.5	6	
DP0.6	40		DP0.6	40	2
P0.7	39		DP0.7	39	2
DP1.0	41		DP1.0	41	
DP1.1	38		DP1.1	38	
)P1.2	37		DP1.2	37	
DP1.3	36		DP1.3	36	
P1.4 ⁽²⁾	34		DP1.4	34	
)P1.5	23		DP1.5	23	
)P1.6	22		DP1.6	22	
)P1.7	9		DP1.7	9	
VOB	25	3	R VOB	25	3
/OW3	24	3	R VOW3	24	3

PORT	PIN	OP	ΓΙΟΝ
P0.0	13	1	S
P0.1	14	1	S
P0.2	15	1	S
P0.3	16	1	S
P0.4	17	1	S
P0.5	18	1	S
P0.6	19	1	S
P0.7	20	1	S
P1.0	7	1	S
P1.1	8	1	S
P1.2	10	1	S
P1.3	11	1	S
P1.4	12	1	S
DP0.0	1		
DP0.1	2		
DP0.2	3		
DP0.3	4		
DP0.4	5		
DP0.5	6		
DP0.6	40	2	S
DP0.7	39	2	S
DP1.0	41		
DP1.1	38		
DP1.2	37		
DP1.3	36		
DP1.4	34		
DP1.5	23		
DP1.6	22		
DP1.7	9		
VOB	25	3	R
VOW3	24	3	R

h 116 . . Та

Philips Semiconductors

Notes

- 1. Each pin can be configured to a HIGH (S) or LOW (R) state after power-on-reset. The required state of each pin is therefore specified by R or S.
- 2. DP1.4 available only with the PCA84C440, PCA84C443, PCA84C640, PCA84C643, PCA84C840 and PCA84C843.

12 ON SCREEN DISPLAY

12.1 Features

- Display format: 2 rows × 16 characters
- Software controlled vertical and horizontal display position
- 64 different (mask programmable) characters in ROM
- Black box background
- Four programmable display character sizes
- Four programmable character dot matrix sizes:
 - 6×9 and 6×13
 - 8 \times 9 and 8 \times 13
- Half-dot rounding for the whole screen
- 4 from 7 colours possible on screen
- Clock generator for On Screen Display function with:
 - RC oscillator
 - LC oscillator,

for the various types of PCA84C44X; 84C64X; 84C84X.

12.2 Horizontal display position control

The horizontal position counter is incremented every OSD cycle after the programmed level of HSYNCN occurs at the HSYNCN pin. The counter is reset when the opposite polarity of the HSYNCN pulse is reached.

12.3 Vertical display position control

The vertical position counter is incremented every HSYNCN cycle and is reset by the VSYNCN signal.

12.4 Clock generator

There are two types of oscillators available for the various types. The oscillator is triggered on the trailing edge of HSYNCN when the OSD logic is enabled and stops on the following leading edge of HSYNCN.

84C44X; 84C64X; 84C84X

The OSD oscillator must be externally adjusted to the desired frequency (decreasing the OSD frequency gives broader characters). Before the oscillation frequency can be adjusted HSYNCN must be HIGH (if HLVL = 1). Oscillation stops by setting the HSYNCN pin LOW when HLVL = 1.

12.4.1 RC OSCILLATOR

The RC oscillator is available in the types: PCA84C440; 84C443; 84C640; 84C643; 84C840; 84C843.

The external RC network is connected between pin 28 and $V_{\rm SS}$ (see Fig.19).

12.4.2 LC OSCILLATOR

The LC oscillator is available in the types: PCA84C441; 84C444; 84C641; 84C644; 84C644; 84C841; 84C844;

The external LC network is connected between pins 28 and 29 (see Fig.20).





84C44X; 84C64X; 84C84X

12.5 Display data registers

The display data registers consists of a group of 32 derivative registers located at addresses 20H to 3FH inclusive (see Table 7). At power-up the contents of the display data registers are undefined. The format of each display data register is shown in Table 8, and their functions described in Table 9.

 Table 7
 Display data registers addresses

ADDRESS	DISPLAY DATA FOR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
20H to 2FH	Row 0 = the first display row	CC1	CC0	MD5	MD4	MD3	MD2	MD1	MD0
30H to 3FH	Row 1 = the second display row	001		ND5		IVID3			NDU

Table 8 Display data register (address 20H to 3FH)

7	6	5	4	3	2	1	0
CC1	CC0	MD5	MD4	MD3	MD2	MD1	MD0

Table 9 Description of display data register bits

BIT	SYMBOL	DESCRIPTION		
7	CC1	Colour code. The state of these two bits enable individual characters to be displayed in		
6	CC0	one of four colours. See Tables 24, 25 and 26.		
5	MD5	Character code.		
4	MD4	The character set is stored in ROM and consists of 64 different characters.		
3	MD3	The selection of each character is dependent on the state of the 6 bits, MD0 to MD5.		
2	MD2			
1	MD1			
0	MD0			

12.6 Display control registers

The display control registers consists of a group of 6 derivative registers located at addresses 40H to 45H inclusive (see Table 10). Each register may be read from or written to. After a reset operation the contents of the display control registers are zero.

 Table 10
 Display control registers addresses

ADDRESS	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
40H	OSDCA	CC34	CC24	CC14	RBLK	ROUND	STBY	VLVL	HLVL
41H	LINE 0A	SZ01	SZ00	VP05	VP04	VP03	VP02	VP01	VP00
42H	LINE 0B	BLK0	VB0	HP05	HP04	HP03	HP02	HP01	HP00
43H	OSDCB	CDTW	CDTH	CC33	CC23	CC32	CC12	CC21	CC11
44H	LINE 1A	SZ11	SZ10	VP15	VP14	VP13	VP12	VP11	VP10
45H	LINE 1B	BLK1	VB1	HP15	HP14	HP13	HP12	HP11	HP10

84C44X; 84C64X; 84C84X

12.6.1 DERIVATIVE REGISTER OSDCA

 Table 11
 Derivative register OSDCA (address 40H)

7	6	5	4	3	2	1	0
CC34	CC24	CC14	RBLK	ROUND	STBY	VLVL	HLVL

Table 12 Description of OSCDA bits

BIT	SYMBOL	DESCRIPTION
7	CC34	Character colour code bits.
6	CC24	These bits are used for colour selection purposes. See Table 24.
5	CC14	
4	RBLK	Raster blanking control (see Fig.24). When the RBLK bit is:
		Logic 1, the VOB output is driven HIGH to display the OSD characters on a blank screen.
		Logic 0, the VOB output returns to its normal output state on the trailing edge of VSYNCN.
3	ROUND	Character rounding control (see Figs 22 and 23). The rounding function generates half dots where the corners of two dots meet. The rounding function also works with multiple cell characters. When the ROUND bit is:
		Logic 1, the rounding function is enabled.
		Logic 0, the rounding function is disabled.
2	STBY	Stand-by. This bit is used to enable or disable the OSD facility. When the STBY bit is:
		Logic 1, the OSD oscillator is disabled.
		Logic 0, the OSD oscillator is enabled and the OSD facility is available.
1	VLVL	Vertical synchronous signal level (see Fig.21). This bit selects the active level of the VSYNCN input signal. When the VLVL bit is:
		Logic 1, VSYNCN is active HIGH.
		Logic 0, VSYNCN is active LOW.
0	HLVL	Horizontal synchronous signal level (see Fig.21). This bit selects the active level of the HSYNCN input signal. When the HLVL bit is:
		Logic 1, HSYNCN is active HIGH.
		Logic 0, HSYNCN is active LOW.



8-bit microcontrollers with OSD and VST 84C44X; 84C64X; 84C84X





84C44X; 84C64X; 84C84X

12.6.2 DERIVATIVE REGISTERS LINE 0A AND LINE 0B

REGISTER	FUNCTION
LINE 0A	Determine the character size and vertical position of Row 0 (the first display row).
LINE 0B	Determine the horizontal position of Row 0 and the selection of background and blanking functions.

Table 13 Derivative register LINE 0A (address 41H)

7	6	5	4	3	2	1	0
SZ01	SZ00	VP05	VP04	VP03	VP02	VP01	VP00

Table 14 Description of LINE 0A bits

BIT	SYMBOL	DESCRIPTION		
7	SZ01	Character size. The state of these two bits enable one of four possible character sizes to be		
6	SZ00	elected for Row 0. Character sizes include background. See Table 23.		
5	VP05	Vertical position control.		
4	VP04	The vertical position of Row 0 is selected by the state of the 6 bits, VP00 to VP05.		
3	VP03	For details see Section 12.7.1 "Vertical position".		
2	VP02			
1	VP01			
0	VP00			

Table 15 Derivative register LINE 0B (address 42H)

7	6	5	4	3	2	1	0
BLK0	VB0	HP05	HP04	HP03	HP02	HP01	HP00

Table 16 Description of LINE 0B bits

BIT	SYMBOL	DESCRIPTION
7	BLK0	Blanking. This bit enables or disables the character display. When BLK0 is set to:
		Logic 1, the outputs VOW1, VOW2, VOW3 and VOB are enabled; characters are displayed.
		Logic 0, the outputs VOW1, VOW2, VOW3 and VOB are disabled; no characters are displayed.
6	VB0	Background. This bit determines whether the background display is selected or not. The visual effect of background versus no background is shown in Fig.26. When VB0 is set to:
		Logic 1, the characters in this row are displayed with background.
		Logic 0, the background is disabled and only the characters are displayed.
5	HP05	Horizontal position control.
4	HP04	These 6 bits determine the start position of Row 0.
3	HP03	The horizontal position control is only active during OSDC clock cycles. For details Section 12.7.2 "Horizontal position" and Fig.25.
2	HP02	
1	HP01	
0	HP00	

84C44X; 84C64X; 84C84X

12.6.3 DERIVATIVE REGISTERS LINE 1A AND LINE 1B

REGISTER	FUNCTION
LINE 1A	Determine the character size and vertical position of Row 1 (the second display row).
LINE 1B	Determine the horizontal position of Row 1 and the selection of background and blanking functions.

Table 17 Derivative register LINE 1A (address 44H)

7	6	5	4	3	2	1	0
SZ11	SZ10	VP15	VP14	VP13	VP12	VP11	VP10

Table 18 Description of LINE 1A bits

BIT	SYMBOL	DESCRIPTION
7	SZ11	Character size. The state of these two bits enable one of four possible character sizes to be
6	SZ10	selected for Row 1. Character sizes include background. See Table 23.
5	VP15	Vertical position control.
4	VP14	The vertical position of Row 1 is selected by the state of the 6 bits, VP10 to VP15.
3	VP13	For details see Section 12.7.1 "Vertical position".
2	VP12	
1	VP11	
0	VP10	

Table 19 Derivative register LINE 1B (address 45H)

7	6	5	4	3	2	1	0
BLK1	VB1	HP15	HP14	HP13	HP12	HP11	HP10

Table 20 Description of LINE 1B bits

BIT	SYMBOL	DESCRIPTION
7	BLK1	Blanking. This bit enables or disables the character display. When BLK1 is:
		Logic 0, the outputs VOW1, VOW2, VOW3 and VOB are disabled; no characters are displayed.
		Logic 1, the outputs VOW1, VOW2, VOW3 and VOB are enabled; characters are displayed.
6	VB1	Background . This bit determines whether the background display is selected or not. The visual effect of background versus no background is shown in Fig.26. When VB1 is set to:
		Logic 1, the characters in this line are displayed with background.
		Logic 0, the background is disabled and only the character is displayed.
5	HP15	Horizontal position control.
4	HP14	These 6 bits determine the start position of Row 1.
3	HP13	The horizontal position control is only active during OSDC clock cycles. For details Section 12.7.2 "Horizontal position" and Fig.25.
2	HP12	
1	HP11	
0	HP10	

84C44X; 84C64X; 84C84X

12.6.4 DERIVATIVE REGISTER OSDCB

REGISTER	FUNCTION					
OSDCB	etermine the selection of:					
	The size of the dot matrix grid					
	Four colours from a possible seven for the display.					

Table 21 Derivative register OSDCB (address 43H)

7	6	5	4	3	2	1	0
CDTW	CDTH	CC33	CC23	CC32	CC12	CC21	CC11

Table 22 Description of OSDCB bits

BIT	SYMBOL	DESCRIPTION
7	CDTW	Character dot width control . The state of this bit determines the dot width of the character. When the CDTW bit is set to:
		Logic 1, the character width is 6 dots.
		Logic 0, the character width is 8 dots.
6	CDTH	Character dot height control . The state of this bit determines the dot height of the character. When the CDTH bit is set to:
		Logic 1, the character height is 13 dots.
		Logic 0, the character height is 9 dots.
5	CC33	Colour control bits.
4	CC23	In every VSYNCN cycle one screen can select any 4 colours from 7 and in addition a blank or black
3	CC32	screen. Combinations of CC1X, CC2X and CC3X control the character outputs VOW1, VOW2 and VOW3 as shown in Table 24.
2	CC12	
1	CC21	
0	CC11	

12.7 OSD display position

12.7.1 VERTICAL POSITION

The line number of the vertical start position for:

- Row 0 is $4 \times (VP00 \rightarrow VP05)$
- Row 1 is $4 \times (VP10 \rightarrow VP15)$.

Where:

- (VP00 \rightarrow VP05) = the decimal value of VP00 \rightarrow VP05
- (VP10 \rightarrow VP15) = the decimal value of VP10 \rightarrow VP15.

The character height in:

- Row 0 is H0 and is a function of the number of dots per character and the state of the size control bits SZ00 and SZ01
- Row 1 is H1 and is a function of the number of dots per character and the state of the size control bits SZ10 and SZ11.

Row 0 and Row 1 must not overlap each other and therefore: VP1 \ge (VP0 + H0); see Fig.25.

The four possible character heights are shown in Table 23.



The horizontal start position (HP) of,

- Row 0: HP0 = $4 \times (HP00 \rightarrow HP05) + 5 \times t_{OSCD}$
- Row 1: HP1 = $4 \times (HP10 \rightarrow HP15) + 5 \times t_{OSCD}$

Where:

• (HP00 \rightarrow HP05) = the decimal value of HP00 \rightarrow HP05 and (HP00 \rightarrow HP05) > 10

84C44X; 84C64X; 84C84X

- (HP10 \rightarrow HP15) = the decimal value of HP10 \rightarrow HP15 and (HP10 \rightarrow HP15) > 10
- t_{OSCD} = one OSCD clock period.

Therefore for both Row 0 and Row 1, HP0, HP1 \ge 45 \times t_{OSCD}.





Fig.26 Background versus no background.

Philips Semiconductors

8-bit microcontrollers with OSD and VST

84C44X; 84C64X; 84C84X

The character sizes are selected by bits SZn1 and SZn0,

12.8 OSD character size and colour selection

12.8.1 CHARACTER SIZE

The character sizes are determined by the bits:

- CDTW, for the width
- CDTH, for the height.

Table 23 Character sizes selection

H denotes one horizontal line, T denotes one OSDC clock period and D denotes dots per character width/height.

which denotes:

SZ01 and SZ00 for Row 0

• SZ11 and SZ10 for Bow 1.

SIZE	BITS		CHARAC	TER SIZE	DOT MATRIX POINT			
07-1	SZn0	VERTICAL HORIZONTAL		VERTICAL	HORIZONTAL			
SZn1	52110	9D	13D	6D	8D	VERIICAL	HORIZONTAL	
0	0	18H	26H	12T	16T	2H	2T	
0	1	36H	52H	24T	32T	4H	4T	
1	0	54H	78H	36T	48T	6H	6Т	
1	1	72H	104H	48T	64T	8H	8T	

12.8.2 COLOUR SELECTION

Colour selection is achieved using bits in the,

- OSDCA register: CC34, CC24 and CC14
- OSDCB register: CC33, CC23, CC32, CC12, CC21, and CC11
- Display data registers: CC1 and CC0.

In this way every combination of four colours can be made (black and white can not be displayed at the same time). The user may choose one colour out of each block. Table 24 shows the selection of the output combinations. Tables 25 and 26 show the possible colour combinations.



84C44X; 84C64X; 84C84X

 Table 24
 Character colour control

COLOU	R CODE	CHARACTER OUTPUT PINS						
CC1	CC0	VOW1 (Red)	VOW2 (Green)	VOW3 (Blue)				
0	0	CC11	CC21	CC11 + CC21				
0	1	CC12	CC12 + CC32	CC32				
1	0	CC23 + CC33	CC23	CC33				
1	1	CC14	CC24	CC34				

Table 25 Possible colour combinations

	(CC1, CC0) = (0, 0)			(0	CC1, CC0) = (0,	1)	(CC1, CC0) = (1, 0)			
COLOUR	VOW1	VOW1 VOW2 VOW		VOW1	VOW2	VOW3	VOW1	VOW2	VOW3	
	CC11	CC21	CC11 + CC21	CC12	CC12 + CC32	CC32	CC12	CC12 + CC32	CC32	
Blue	0	0	1	0	0	1	0	0	1	
Green	0	1	0	0	1	0	0	1	0	
Red	1	0	0	1	0	0	1	0	0	
Yellow	1	1	0	_	_	_	_	_	_	
Magenta	_	_	_	1	0	1	_	_	_	
Cyan	_	_	_	_	_	_	0	1	1	

Table 26 Possible colour combinations (continued)

	(CC1, CC0) = (1, 1)							
COLOUR	VOW1	VOW2	VOW3					
-	CC14	CC24	CC34					
Blue	0	0	1					
Green	0	1	0					
Red	1	0	0					
Yellow	1	1	0					
Magenta	1	0	1					
Cyan	0	1	1					
White	1	1	1					
Black	0	0	0					

12.9 Character ROM

Character ROM contains the dot character fonts. 13×8 dots are reserved for each character, regardless of the dot matrix size actually selected. The dot matrix grid is shown in Fig.28.

Philips provides a software under MS DOS environment (IBM/PC or compatible) to help customer to design the character font on the screen and to generate the bit pattern HEX decimal file automatically.

Contact your local Philips Sales Organization for details.



13 EMULATION MODE

The emulation mode configuration is shown in Fig.29.

84C44X; 84C64X; 84C84X

In the emulation mode configuration the PCA84C640's CPU is disabled and only its derivative logic is active. The device is controlled by the PCF84C00 bond-out chip. The PCA84C640's two derivative ports act as additional ports for the PCF84C00. The interaction between the two devices is as follows:

- 1. During the first machine cycle the PCF84C00 fetches an instruction from EPROM and then decodes that instruction.
- 2. During the second machine cycle the PCF84C00 executes the decoded instruction. If the instruction is related to the derivative ports then DXALE, DXRDN and/or DXWRN become active and the PCA84C640 operates as a peripheral of the PCF84C00.
- 3. Depending on the type of instruction executed during the second machine cycle the following data transfer happens:
 - a) During TS1 data from the EPROM is available on P0.0 to P0.7 which is then available on IB0.0 of the PCF84C00.
 - b) During TS4 data from the PCA84C640 can be transferred to the PCF84C00.
 - c) During TS6 data from the PCF84C00 can be transferred to the PCA84C640.



84C44X; 84C64X; 84C84X

14 REGISTER MAP

The number within parentheses denotes the initial state; 'X' denotes don't care. R = Read, W = Write, R/W = Read/Write.

ADDR	REG	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	R/W
00H	DP0	DP0.7	DP0.6	DP0.5	DP0.4	DP0.3	DP0.2	DP0.1	DP0.0	R
	(pin)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
01H	DP1	DP1.7	DP1.6	DP1.5	DP1.4 ⁽¹⁾	DP1.3	DP1.2	DP1.1	DP1.0	R
	(pin)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
02H	DP0R	DP0.7	DP0.6	DP0.5	DP0.4	DP0.3	DP0.2	DP0.1	DP0.0	R/W
	(latch)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	
03H	DP1R	DP1.7	DP1.6	DP1.5	DP1.4 ⁽¹⁾	DP1.3	DP1.2	DP1.1	DP1.0	R/W
	(latch)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	
10H	PWM1	_	-	PWM15	PWM14	PWM13	PWM12	PWM11	PWM10	R/W
				(0)	(0)	(0)	(0)	(0)	(0)	
11H	PWM2	_	_	PWM25	PWM24	PWM23	PWM22	PWM21	PWM20	R/W
				(0)	(0)	(0)	(0)	(0)	(0)	
12H	PWM3	_	_	PWM35	PWM34	PWM33	PWM32	PWM31	PWM30	R/W
				(0)	(0)	(0)	(0)	(0)	(0)	
13H	PWM4	_	_	PWM45	PWM44	PWM43	PWM42	PWM41	PWM40	R/W
				(0)	(0)	(0)	(0)	(0)	(0)	
14H	PWM5	_	_	PWM55	PWM54	PWM53	PWM52	PWM51	PWM50	R/W
	_			(0)	(0)	(0)	(0)	(0)	(0)	
15H	VSTL	_	VST06	VST05	VST04	VST03	VST02	VST01	VST00	R/W
			(0)	(0)	(0)	(0)	(0)	(0)	(0)	
16H	VSTH	_	VST13	VST12	VST11	VST10	VST09	VST08	VST07	R/W
			(0)	(0)	(0)	(0)	(0)	(0)	(0)	
17H	AFCO	_	_	_	_	_	AFC2	AFC1	AFC0	R/W
							(0)	(0)	(0)	
18H	AFCC	_	_	_	_	_	_	_	AFCC	R/W
									(X)	
19H	DP0E/	SCLE	SDAE	PWM5E	PWM4E	PWM3E	PWM2E	PWM1E	TDACE	R/W
	PWME	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
1AH	DP1E/	_	_	_	AFCE	P14LVL	P6LVL	VOW2E	VOW1E	R/W
.,	PWMLVL				(0)	(0)	(0)	(0)	(0)	
20H	DATA	CC1	CC0	MD5	MD4	MD3	MD2	MD1	MD0	W
to	DISPLAY	(X)	(X)	(X)	(X)	(X)	(X)	(X)	(X)	
3FH	MEMORY								(**)	

84C44X; 84C64X; 84C84X

ADDR	REG	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	R/W
40H	OSDCA	CC34 (0)	CC24 (0)	CC14 (0)	RBLK (0)	ROUND (0)	STBY (1)	VLVL (0)	HLVL (0)	R/W
41H	LINE0A	SZ01 (0)	SZ00 (0)	VP05 (0)	VP04 (0)	VP03 (0)	VP02 (0)	VP01 (0)	VP00 (0)	R/W
42H	LINE0B	BLK0 (0)	VB0 (0)	HP05 (0)	HP04 (0)	HP03 (0)	HP02 (1)	HP01 (0)	HP00 (0)	R/W
43H	OSDCB	CDTV (0)	CDTH (0)	CC33 (0)	CC23 (0)	CC32 (0)	CC12 (1)	CC21 (0)	CCV11 (0)	R/W
44H	LINE1A	SZ11 (0)	SZ10 (0)	VP15 (0)	VP14 (0)	VP13 (0)	VP12 (1)	VP11 (0)	VP10 (0)	R/W
45H	LINE1B	BLK1 (0)	VB1 (0)	HP15 (0)	HP14 (0)	HP13 (0)	HP12 (1)	HP11 (0)	HP10 (0)	R/W

Note

1. These bits are not available in the PCA84C441, PCA84C444, PCA84C641, PCA84C644, PCA84C841 and PCA84C844.

15 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER		MAX.	UNIT
V _{DD}	supply voltage	-0.3	+7.0	V
VI	input voltage (all inputs)	-0.3	V _{DD} + 0.3	V
I _{OH}	maximum source current for all port lines	_	-10	mA
I _{OL}	maximum sink current for all port lines	_	-30	mA
P _{tot}	total power dissipation	_	900	mW
T _{stg}	storage temperature	-55	+125	°C
T _{amb}	operating ambient temperature (for all devices)	-20	+70	°C

84C44X; 84C64X; 84C84X

16 DC CHARACTERISTICS

 V_{DD} = 4.5 to 5.5 V; V_{SS} = 0 V; T_{amb} = -20 to +70 °C; all voltages with respect to V_{SS} unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply			•	•		
V _{DD}	operating supply voltage		4.5	5.0	5.5	V
I _{DD}	operating supply current	$f_{OSDCRC} = f_{OSDCLC} = f_{XTAL};$ V _{DD} = 5 V; see note 1;				
		f _{XTAL} = 10 MHz	-	5	10	mA
		$f_{XTAL} = 6 MHz$	-	3.5	8	mA
		$f_{OSDCRC} = f_{OSDCLC} = STOP;$ $V_{DD} = 5 V;$ see note 1;	-			
		f _{XTAL} = 10 MHz	-	3	7	mA
		f _{XTAL} = 6 MHz	-	1.5	3.5	mA
I _{DD(ID)}	supply current Idle mode	V _{DD} = 5 V;				
		$f_{XTAL} = 10 \text{ MHz}$	-	1.3	3	mA
		f _{XTAL} = 6 MHz; see note 1	-	0.8	1.5	mA
I _{DD(ST)}	supply current Stop mode	$V_{DD} = 5.5 V;$ see notes 1 and 2	_	5	10	μA
Inputs						
I _{IH}	HIGH level input current (pin RESET)	V _I = 0.5 V	20	-	-	μA
PORTS P0,	P1, DP0, DP1, HSYNCN AND VSYNCN					
V _{IL}	LOW level input voltage		0	-	0.3V _{DD}	V
V _{IH}	HIGH level input voltage		0.7V _{DD}	-	V _{DD}	V
PORTS P0,	, P1, DP0, DP1, INTN/T0 AND T1					
ILI	input leakage current	$V_{SS} < V_I < V_{DD}$				
	Ports P0, P1, DP0 and DP1		-	_	±10	μA
	Ports INTN/T0 and T1		±0.01	±0.2	±10	μA
Outputs:	Ports P0, P1, DP0, DP1; VOB and VOW3 (s	ee Figs 30, 31 and 31)				
I _{OL}	LOW level output sink current					
-	Port P0	V _O = 1.2 V	10	_	-	mA
	Ports P1, DP0 and DP1	$V_{O} = 0.4 V$	5	10	_	mA
	Ports VOB and VOW3	V _O = 0.4 V	1.2	3	-	mA
PORTS P0,	, P1, DP0 AND DP1 (see Figs 33 and 33)	•	•	•	•	
I _{OH}	HIGH level pull-up output source current	$V_{O} = V_{SS}$	_	140	400	μA
		$V_{O} = 0.7 V_{DD}$	40	100	_	μA
	HIGH level push-pull output source current	$V_{O} = V_{DD} - 0.4 V$	3	7	_	mA
OUTPUTS \	/OB and VOW3 (see Fig.33)					
I _{OH}	HIGH level push-pull output source current	$V_{O} = V_{DD} - 0.4 V$	1.2	3	_	mA

84C44X; 84C64X; 84C84X

SYMBOL	PARAMETER	CONDITIONS		TYP.	MAX.	UNIT
AFC characteristics; Port DP1.7/AFC						
V _{AI}	comparator analog input voltage		V _{SS}	-	V _{DD}	V
V _{AE}	conversion error range		_	-	± 0.5	LSB

Notes

- 1. $V_{IL} = V_{SS}$; $V_{IH} = V_{DD}$; all outputs and sense input lines unloaded. All open drain ports connected to V_{SS} .
- 2. Crystal is connected between XTAL1 and XTAL2; T1 = V_{SS} ; $\overline{INT}/T0 = V_{DD}$.

17 AC CHARACTERISTICS

 V_{DD} = 5 V; T_{amb} = -20 to +70 °C; all voltages with respect to V_{SS} ; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Oscillator						
f _{XTAL}	crystal frequency; note 1		1	-	10.0	MHz
fosc-xtal	appillator fraguanov: aption 1		1	-	6.0	MHz
f _{OSC-PXE}	oscillator frequency; option 1	g _m = 0.4 mS (typ.)	n	not allowed		
f _{OSC-XTAL}	oscillator frequency; option 2	g _m = 1.6 mS (typ.)	4.0	-	10.0	MHz
f _{OSC-PXE}	oscillator frequency, option 2		1.0	-	6.0	MHz
f _{OSC-XTAL}	ancillator fraguency, ention 2	g _m = 4.5 mS (typ.)	not allowed			MHz
f _{OSC-PXE}	oscillator frequency; option 3		3.0	-	10.0	MHz
C _{XTAL1}	external capacitance at XTAL1				·	
with XTAL resonator			n	not required		pF
	with PXE resonator		_	30	100	pF
C _{XTAL2}	external capacitance at XTAL2				·	
	with XTAL resonator		not required			pF
	with PXE resonator		_	30	100	pF
f _{DOSC}	On Screen Display clock frequency		4.0	8.0	10.0	MHz

Note

1. Oscillator with three (3) options for optimum use.

84C44X; 84C64X; 84C84X

17.1 Characteristic curves





18 PACKAGE OUTLINE

Philips Semiconductors





84C44X; 84C64X; 84C84X

SOT270-1

19 SOLDERING

19.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

19.2 Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

84C44X; 84C64X; 84C84X

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

19.3 Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

20 DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
more of the limiting values r of the device at these or at a	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or nay cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification imiting values for extended periods may affect device reliability.
Application information	
Where application information	on is given, it is advisory and does not form part of the specification

Where application information is given, it is advisory and does not form part of the specification.

21 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

22 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 1949 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580/xxx France: 4 Rue du Port-aux-Vins. BP317. 92156 SURESNES Cedex. Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 247 9145, Fax. +7 095 247 9144 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BABCELONA Tel. +34 3 301 6312, Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66 Chung Hsiao West Road, Sec. 1, P.O. Box 22978, TAIPEI 100, Tel. +886 2 382 4443, Fax. +886 2 382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381 Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1996

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

457021/1200/03/pp40

Date of release: 1996 Nov 29

Document order number: 9397 750 01542

SCA52

Let's make things better.





This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.